San Jose, California, United States (On-site)
Algorithmic and functional model development of network components (e.g. Switch, NIC, etc.)
Micro-architect and Design units, sub-systems, and top-level integration of silicon network components (e.g. Switch, NIC, etc.)
Functional verification of silicon design at all levels (unit, sub-system, full-chip, multi-chip)
